8-bit CMOS Microcontroller 0-60 MHz

1. Description

TEMIC TS80C52X2 is high performance CMOS ROM, OTP, EPROM and ROMless versions of the 80C51 CMOS single chip 8-bit microcontroller.

The TS80C52X2 retains all features of the TEMIC 80C51 with extended ROM/EPROM capacity (8 Kbytes), 256 bytes of internal RAM, a 6-source , 4-level interrupt system, an on-chip oscilator and three timer/ counters.

In addition, the TS80C52X2 has a dual data pointer, a more versatile serial channel that facilitates multiprocessor communication (EUART) and a X2 speed improvement mechanism.

2. Features

- 80C52 Compatible
 - 8051 pin and instruction compatible
 - Four 8-bit I/O ports
 - Three 16-bit timer/counters
 - 256 bytes scratchpad RAM
- High-Speed Architecture
 - 40 MHz @ 5V, 30MHz @ 3V
 - X2 Speed Improvement capability (6 clocks/ machine cycle)
 - 30 MHz @ 5V, 20 MHz @ 3V (Equivalent to 60 MHz @ 5V, 40 MHz @ 3V)
- Dual Data Pointer
- On-chip ROM/EPROM (8K-bytes)
- Programmable Clock Out and Up/Down Timer/ Counter 2
- Asynchronous port reset

The fully static design of the TS80C52X2 allows to reduce system power consumption by bringing the clock frequency down to any value, even DC, without loss of data.


The TS80C52X2 has 2 software-selectable modes of reduced activity for further reduction in power consumption. In the idle mode the CPU is frozen while the timers, the serial port and the interrupt system are still operating. In the power-down mode the RAM is saved and all other functions are inoperative.

- Interrupt Structure with
 - 6 Interrupt sources,
 - 4 level priority interrupt system
- Full duplex Enhanced UART
 - Framing error detection
 - Automatic address recognition
- Low EMI (inhibit ALE)
- Power Control modes
 - Idle mode
 - Power-down mode
 - Power-off Flag
- Once mode (On-chip Emulation)
- Power supply: 4.5-5V, 2.7-5.5V
- Temperature ranges: Commercial (0 to 70°C) and Industrial (-40 to 85°C)
- Packages: PDIL40, PLCC44, VQFP44 1.4, PQFP F1 (13.9 footprint), CQPJ44 (window), CDIL40 (window)

Table 1. Memory size

	ROM (bytes)	EPROM (bytes)	TOTAL RAM (bytes)
TS80C32X2	0	0	256
TS80C52X2	8k	0	256
TS87C52X2	0	8k	256

3. Block Diagram



(3): Alternate function of Port 3



4. SFR Mapping

ΓΕΜΙΟ

The Special Function Registers (SFRs) of the TS80C52X2 fall into the following categories:


- C51 core registers: ACC, B, DPH, DPL, PSW, SP, AUXR1
- I/O port registers: P0, P1, P2, P3
- Timer registers: T2CON, T2MOD, TCON, TH0, TH1, TH2, TMOD, TL0, TL1, TL2, RCAP2L, RCAP2H
- Serial I/O port registers: SADDR, SADEN, SBUF, SCON
- Power and clock control registers: PCON
- PCA registers: CL, CH, CCAPiL, CCAPiH, CCON, CMOD, CCAPMi
- Interrupt system registers: IE, IP, IPH
- Others: AUXR, CKCON

Table 2. All SFRs with their address and their reset value

address- able		Non Bit addressable							
0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F]	
								F	
B 0000 0000								F	
								E	
ACC 0000 0000								E	
								D	
PSW 0000 0000								D	
T2CON 0000 0000	T2MOD XXXX XX00	RCAP2L 0000 0000	RCAP2H 0000 0000	TL2 0000 0000	TH2 0000 0000			C	
								C	
IP XX00 0000	SADEN 0000 0000							B	
P3 1111 1111							IPH XX00 0000	B	
IE 0X00 0000	SADDR 0000 0000							A	
P2 1111 1111		AUXR1 XXXX 0XX0						A	
SCON 0000 0000	SBUF XXXX XXXX							91	
P1 1111 1111								97	
TCON 0000 0000	TMOD 0000 0000	TL0 0000 0000	TL1 0000 0000	TH0 0000 0000	TH1 0000 0000	AUXR XXXXXX00	CKCON XXXX XXX0	81	
P0 1111 1111	SP 0000 0111	DPL 0000 0000	DPH 0000 0000				PCON 00X1 0000	87	
0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	1	
	0/8 B 0000 0000 ACC 0000 0000 PSW 0000 0000 T2CON 0000 0000 T2CON 0000 0000 P3 1111 1111 III IE 0XX00 0000 P2 1111 1111 SCON 0000 0000 P1 1111 1111 TCON 0000 0000 P0 1111 1111 0/8	0/8 1/9 0/8 1/9 B 0000 0000 B 0000 0000 ACC 0000 0000 ACC 0000 0000 PSW 000 0000 0000 1/9 PSW 1/9 0000 0000 XXXX XX00 T2CON T2MOD 0000 0000 XXXX XX00 PS SADEN XX00 0000 0000 0000 P3 1111 1111 IE SADDR 0X00 0000 XXXX XXXX P1 1111 1111 SCON SBUF 0000 0000 XXXX XXXX P1 1111 1111 TCON TMOD 0000 0000 SP 1111 1111 1111 0000 0000 SP 1111 1111 1111 0000 0000 SP 1111 1111 0000 0111 0/8 1/9	0/8 1/9 2/A 0/8 1/9 2/A B 0000 0000	0/8 1/9 2/A 3/B 0/8 1/9 2/A 3/B B 0000 0000 1 1 B 0000 1 1 1 ACC 0000 1 1 1 ACC 1 1 1 1 PSW 1 1 1 1 0000 0000 1 1 1 1 PSW 1 1 1 1 0000 0000 XXXX XX00 0000 0000 0000 0000 T2CON T2MOD RCAP2L RCAP2H 0000 0000 XXXX XX00 0000 0000 1 PS ADEN 0000 0000 1 P3 1111 1111 1 1 1 P2 AUXR1 1 1 1 P1 1111 1111 1 1 1 1 0000 0000 XXXX XXX 1 1 1 1	0/8 1/9 2/A 3/B 4/C 0/8 1/9 2/A 3/B 4/C B 0000 0000 1 1 1 1 B 0000 0000 1 1 1 1 ACC 0000 0000 1 1 1 1 1 ACC 0000 0000 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0/8 1/9 2/A 3/B 4/C 5/D 0/8 1/9 2/A 3/B 4/C 5/D 0000 0000 1 1 1 1 0000 1 1 1 1 1 0000 1 1 1 1 1 1 0000 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0/8 1/9 2/A 3/B 4/C 5/D 6E 0/8 1/9 2/A 3/B 4/C 5/D 6E 0000 0000 1 1 1 1 1 1 1 B 0000 0000 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <td>08 1/9 2/A 3/B 4/C 5/D 6E 7/F 08 1/9 2/A 3/B 4/C 5/D 6E 7/F 0000 0000 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td>	08 1/9 2/A 3/B 4/C 5/D 6E 7/F 08 1/9 2/A 3/B 4/C 5/D 6E 7/F 0000 0000 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	

reserved

5. Pin Configuration



*NIC: No Internal Connection

	P	IN NU	MBER		
MNEMONIC	DIL	LCC	VQFP 1.4	TYPE	NAME AND FUNCTION
V _{SS}	20	22	16	Ι	Ground: 0V reference
Vss1		1	39	I	Optional Ground: Contact the Sales Office for ground connection.
V _{CC}	40	44	38	Ι	Power Supply: This is the power supply voltage for normal, idle and power-down operation
P0.0-P0.7	39-32	43-36	37-30	I/O	Port 0 : Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high impedance inputs.Port 0 pins must be polarized to Vcc or Vss in order to prevent any parasitic current consumption. Port 0 is also the multiplexed low-order address and data bus during access to external program and data memory. In this application, it uses strong internal pull-up when emitting 1s. Port 0 also inputs the code bytes during EPROM programming. External pull-ups are required during program verification during which P0 outputs the code bytes.
P1.0-P1.7	1-8	2-9	40-44 1-3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current because of the internal pull-ups. Port 1 also receives the low-order address byte during memory programming and verification. Alternate functions for Port 1 include:
	1	2	40	I/O	T2 (P1.0): Timer/Counter 2 external count input/Clockout
	2	3	41	I	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control
P2.0-P2.7	21-28	24-31	18-25	I/O	Port 2 : Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current because of the internal pull-ups. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR).In this application, it uses strong internal pull-ups emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 emits the contents of the P2 SFR. Some Port 2 pins receive the high order address bits during EPROM programming and verification: P2.0 to P2.4
P3.0-P3.7	10-17	11, 13-19 11	5, 7-13 5	I/O I	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current because of the internal pull-ups. Port 3 also serves the special features of the 80C51 family, as listed below.
					RXD (P3.0): Serial input port
	11 12	13 14	7	O I	TXD (P3.1): Serial output port INT0 (P3.2): External interrupt 0
	12		9	I	INTI (P3.2): External interrupt 0 INTI (P3.3): External interrupt 1
	13	15 16	10	I	TO (P3.4): Timer 0 external input
	14	17	10	I	T1 (P3.5): Timer 1 external input
	15	17	11	0	\overline{WR} (P3.6): External data memory write strobe
	10	18	12	0	$\overline{\text{RD}}$ (P3.7): External data memory write strobe
Reset	9	19	4	I	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V_{SS} permits a power-on reset using only an external capacitor to V_{CC} .

Table 3. Pin	n Description	for 40/44	pin	packages
--------------	---------------	-----------	-----	----------

10000EAVA 7

			Table	3. Pin De	scription for 40/44 pin packages
MNEMONIC	P	IN NU	MBER	TYPE	NAME AND FUNCTION
ALE/PROG	30	33	27	O (I)	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 (1/3 in X2 mode) the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming. ALE can be disabled by setting SFR's AUXR.0 bit. With this bit set, ALE will be inactive during internal fetches.
PSEN	29	32	26	0	Program Store ENable: The read strobe to external program memory. When executing code from the external program memory, <u>PSEN</u> is activated twice each machine cycle, except that two <u>PSEN</u> activations are skipped during each access to external data memory. <u>PSEN</u> is not activated during fetches from internal program memory.
EA/V _{PP}	31	35	29	I	External Access Enable/Programming Supply Voltage: \overline{EA} must be externally held low to enable the device to fetch code from external program memory locations 0000H and 3FFFH (RB) or 7FFFH (RC), or FFFFH (RD). If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 3FFFH (RB) or 7FFFH (RC) \overline{EA} must be held low for ROMless devices. This pin also receives the 12.75V programming supply voltage (V _{PP}) during EPROM programming. If security level 1 is programmed, \overline{EA} will be internally latched on Reset.
XTAL1	19	21	15	I	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.

Crystal 2: Output from the inverting oscillator amplifier

Preliminary

XTAL2

18

20

14

0

6. TS80C52X2 Enhanced Features

In comparison to the original 80C52, the TS80C52X2 implements some new features, which are:

- The X2 option.
- The Dual Data Pointer.
- The 4 level interrupt priority system.
- The power-off flag.
- The ONCE mode.
- The ALE disabling.
- Some enhanced features are also located in the UART and the timer 2.

6.1 X2 Feature

The TS80C52X2 core needs only 6 clock periods per machine cycle. This feature called "X2" provides the following advantages:

- Divide frequency crystals by 2 (cheaper crystals) while keeping same CPU power.
- Save power consumption while keeping same CPU power (oscillator power saving).
- Save power consumption by dividing dynamically operating frequency by 2 in operating and idle modes.
- Increase CPU power by 2 while keeping same crystal frequency.

In order to keep the original C51 compatibility, a divider by 2 is inserted between the XTAL1 signal and the main clock input of the core (phase generator). This divider may be disabled by software.

6.1.1 Description

The clock for the whole circuit and peripheral is first divided by two before being used by the CPU core and peripherals. This allows any cyclic ratio to be accepted on XTAL1 input. In X2 mode, as this divider is bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to 60%. Figure 1. shows the clock generation block diagram. X2 bit is validated on XTAL1÷2 rising edge to avoid glitches when switching from X2 to STD mode. Figure 2. shows the mode switching waveforms.




Figure 1. Clock Generation Diagram






Figure 2. Mode Switching Waveforms

The X2 bit in the CKCON register (See Table 4.) allows to switch from 12 clock cycles per instruction to 6 clock cycles and vice versa. At reset, the standard speed is activated (STD mode). Setting this bit activates the X2 feature (X2 mode).

CAUTION

In order to prevent any incorrect operation while operating in X2 mode, user must be aware that all peripherals using clock frequency as time reference (UART, timers) will have their time reference divided by two. For example a free running timer generating an interrupt every 20 ms will then generate an interrupt every 10 ms. UART with 4800 baud rate will have 9600 baud rate.



Table 4. CKCON Register


7	6	5	4	3	2	1	0			
-	-	-	-	-	-	-	X2			
Bit Number	Bit Mnemonic	Description								
7	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.							
6	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.							
5	-	Reserved The value read from this bit is indeterminate. Do not set this bit.								
4	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.							
3	-	Reserved The value read	l from this bit is ind	eterminate. Do not	set this bit.					
2	-	Reserved The value read	l from this bit is ind	eterminate. Do not	set this bit.					
1	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.							
0	X2				STD mode, F _{OSC} =F					

Reset Value = XXXX XXX0b Not bit addressable

6.2 Dual Data Pointer Register Ddptr

The additional data pointer can be used to speed up code execution and reduce code size in a number of ways.

The dual DPTR structure is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1/bit0 (See Table 5.) that allows the program code to switch between them (Refer to Figure 3).






Table 5. AUXR1: Auxiliary Register 1

7	6	5	4	3	2	1	0		
-	-	-	-	-	-	-	DPS		
Bit Number	Bit Mnemonic	Description							
7	-	Reserved The value read f	Reserved The value read from this bit is indeterminate. Do not set this bit.						
6	-	Reserved The value read f	Reserved The value read from this bit is indeterminate. Do not set this bit.						
5	-	Reserved The value read from this bit is indeterminate. Do not set this bit.							
4	-	Reserved The value read f	Reserved The value read from this bit is indeterminate. Do not set this bit.						
3	-	Reserved The value read f	Reserved The value read from this bit is indeterminate. Do not set this bit.						
2	-	Reserved The value read f	Reserved The value read from this bit is indeterminate. Do not set this bit.						
1	-	Reserved The value read from this bit is indeterminate. Do not set this bit.							
0	DPS	Data Pointer Selection Clear to select DPTR0. Set to select DPTR1.							

Reset Value = XXXX XXX0 Not bit addressable

Application

Software can take advantage of the additional data pointers to both increase speed and reduce code size, for example, block operations (copy, compare, search ...) are well served by using one data pointer as a 'source' pointer and the other one as a "destination" pointer.

ASSEMBLY LANGUAGE

000C 05A2 INC AUXR1

0010 70F6 JNZ LOOP

0012 05A2 INC AUXR1

000E F0

000F A3

MOVX @DPTR,A

INC DPTR

; Block move using dual data pointers ; Destroys DPTR0, DPTR1, A and PSW ; note: DPS exits opposite of entry state ; unless an extra INC AUXR1 is added 00A2 AUXR1 EQU 0A2H 0000 909000MOV DPTR,#SOURCE ; address of SOURCE 0003 05A2 INC AUXR1 0005 90A000 MOV DPTR,#DEST 0008 LOOP: 0008 05A2 INC AUXR1 MOVX A, @DPTR 000A E0 000B A3 INC DPTR

; switch data pointers ; address of DEST ; switch data pointers ; get a byte from SOURCE ; increment SOURCE address ; switch data pointers ; write the byte to DEST ; increment DEST address ; check for 0 terminator ; (optional) restore DPS

INC is a short (2 bytes) and fast (12 clocks) way to manipulate the DPS bit in the AUXR1 SFR. However, note that the INC instruction does not directly force the DPS bit to a particular state, but simply toggles it. In simple routines, such as the block move example, only the fact that DPS is toggled in the proper sequence matters, not its actual value. In other words, the block move routine works the same whether DPS is '0' or '1' on entry. Observe that without the last instruction (INC AUXR1), the routine will exit with DPS in the opposite state.

6.3 Timer 2

The timer 2 in the TS80C52X2 is compatible with the timer 2 in the 80C52.

It is a 16-bit timer/counter: the count is maintained by two eight-bit timer registers, TH2 and TL2, connected in cascade. It is controlled by T2CON register (See Table 6) and T2MOD register (See Table 7). Timer 2 operation is similar to Timer 0 and Timer 1. $C/\overline{T2}$ selects $F_{OSC}/12$ (timer operation) or external pin T2 (counter operation) as the timer clock input. Setting TR2 allows TL2 to be incremented by the selected input.

Timer 2 has 3 operating modes: capture, autoreload and Baud Rate Generator. These modes are selected by the combination of RCLK, TCLK and $CP/\overline{RL2}$ (T2CON), as described in the TEMIC 8-bit Microcontroller Hardware description.

Refer to the TEMIC 8-bit Microcontroller Hardware description for the description of Capture and Baud Rate Generator Modes.

In TS80C52X2 Timer 2 includes the following enhancements:

- Auto-reload mode with up or down counter
- Programmable clock-output

6.3.1 Auto-Reload Mode

The auto-reload mode configures timer 2 as a 16-bit timer or event counter with automatic reload. If DCEN bit in T2MOD is cleared, timer 2 behaves as in 80C52 (refer to the TEMIC 8-bit Microcontroller Hardware description). If DCEN bit is set, timer 2 acts as an Up/down timer/counter as shown in Figure 4. In this mode the T2EX pin controls the direction of count.

When T2EX is high, timer 2 counts up. Timer overflow occurs at FFFFh which sets the TF2 flag and generates an interrupt request. The overflow also causes the 16-bit value in RCAP2H and RCAP2L registers to be loaded into the timer registers TH2 and TL2.

When T2EX is low, timer 2 counts down. Timer underflow occurs when the count in the timer registers TH2 and TL2 equals the value stored in RCAP2H and RCAP2L registers. The underflow sets TF2 flag and reloads FFFFh into the timer registers.

The EXF2 bit toggles when timer 2 overflows or underflows according to the direction of the count. EXF2 does not generate any interrupt. This bit can be used to provide 17-bit resolution.




Figure 4. Auto-Reload Mode Up/Down Counter (DCEN = 1)

6.3.2 Programmable Clock-Output

In the clock-out mode, timer 2 operates as a 50%-duty-cycle, programmable clock generator (See Figure 5) . The input clock increments TL2 at frequency $F_{OSC}/2$. The timer repeatedly counts to overflow from a loaded value. At overflow, the contents of RCAP2H and RCAP2L registers are loaded into TH2 and TL2. In this mode, timer 2 overflows do not generate interrupts. The formula gives the clock-out frequency as a function of the system oscillator frequency and the value in the RCAP2H and RCAP2L registers :

$$Clock - OutFrequency = \frac{F_{osc}}{4 \times (65536 - RCAP2H/RCAP2L)}$$

For a 16 MHz system clock, timer 2 has a programmable frequency range of 61 Hz $(F_{OSC}/2^{16})$ to 4 MHz $(F_{OSC}/4)$. The generated clock signal is brought out to T2 pin (P1.0).

Timer 2 is programmed for the clock-out mode as follows:

- Set T2OE bit in T2MOD register.
- Clear $C/\overline{T2}$ bit in T2CON register.
- Determine the 16-bit reload value from the formula and enter it in RCAP2H/RCAP2L registers.
- Enter a 16-bit initial value in timer registers TH2/TL2. It can be the same as the reload value or a different one depending on the application.



• To start the timer, set TR2 run control bit in T2CON register.

It is possible to use timer 2 as a baud rate generator and a clock generator simultaneously. For this configuration, the baud rates and clock frequencies are not independent since both functions use the values in the RCAP2H and RCAP2L registers.




Figure 5. Clock-Out Mode $C/\overline{T2} = 0$

			Table 6. T2	CON Register					
T2CON - Ti 7	mer 2 Control 6	l Register (C8h) 5	4	3	2	1	0		
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2#	CP/RL2#		
Bit Number	Bit Mnemonic		Description						
7	TF2	Must be cleared	Timer 2 overflow Flag Must be cleared by software. Set by hardware on timer 2 overflow, if RCLK = 0 and TCLK = 0.						
6	EXF2	Timer 2 External Flag Set when a capture or a reload is caused by a negative transition on T2EX pin if EXEN2=1. When set, causes the CPU to vector to timer 2 interrupt routine when timer 2 interrupt is enabled. Must be cleared by software. EXF2 doesn't cause an interrupt in Up/down counter mode (DCEN = 1)							
5	RCLK	Receive Clock bit Clear to use timer 1 overflow as receive clock for serial port in mode 1 or 3. Set to use timer 2 overflow as receive clock for serial port in mode 1 or 3.							
4	TCLK	Transmit Clock bit Clear to use timer 1 overflow as transmit clock for serial port in mode 1 or 3. Set to use timer 2 overflow as transmit clock for serial port in mode 1 or 3.							
3	EXEN2		events on T2EX pi apture or reload wh	n for timer 2 operat nen a negative trans		is detected, if tim	er 2 is not used to		
2	TR2	Timer 2 Run contro Clear to turn off Set to turn on the	timer 2.						
1	C/T2#	Timer/Counter 2 select bit Clear for timer operation (input from internal clock system: F _{OSC}). Set for counter operation (input from T2 input pin, falling edge trigger). Must be 0 for clock out mode.							
0	CP/RL2#	Timer 2 Capture/Reload bit If RCLK=1 or TCLK=1, CP/RL2# is ignored and timer is forced to auto-reload on timer 2 overflow. Clear to auto-reload on timer 2 overflows or negative transitions on T2EX pin if EXEN2=1. Set to capture on negative transitions on T2EX pin if EXEN2=1.							

Reset Value = 0000 0000b Bit addressable



Table 7. T2MOD Register

T2MOD - Timer 2 Mode Control Register (C9h)

7	6	5	4	3	2	1	0		
-	-	-	-	-	-	T2OE	DCEN		
Bit Number	Bit Mnemonic	Description							
7	-	Reserved The value read t	Reserved The value read from this bit is indeterminate. Do not set this bit.						
6	-	Reserved The value read t	Reserved The value read from this bit is indeterminate. Do not set this bit.						
5	-	Reserved The value read t	Reserved The value read from this bit is indeterminate. Do not set this bit.						
4	-	Reserved The value read t	Reserved The value read from this bit is indeterminate. Do not set this bit.						
3	-	Reserved The value read t	Reserved The value read from this bit is indeterminate. Do not set this bit.						
2	-	Reserved The value read t	Reserved The value read from this bit is indeterminate. Do not set this bit.						
1	T2OE	Timer 2 Output Enable bit Clear to program P1.0/T2 as clock input or I/O port. Set to program P1.0/T2 as clock output.							
0	DCEN	Down Counter Enable bit Clear to disable timer 2 as up/down counter. Set to enable timer 2 as up/down counter.							

Reset Value = XXXX XX00b Not bit addressable

6.4 TS80C52X2 Serial I/O Port

The serial I/O port in the TS80C52X2 is compatible with the serial I/O port in the 80C52.

It provides both synchronous and asynchronous communication modes. It operates as an Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes (Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously and at different baud rates

Serial I/O port includes the following enhancements:

- Framing error detection
- Automatic address recognition

6.4.1 Framing Error Detection

Framing bit error detection is provided for the three asynchronous modes (modes 1, 2 and 3). To enable the framing bit error detection feature, set SMOD0 bit in PCON register (See Figure 6).






Figure 6. Framing Error Block Diagram

When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in SCON register (See Table 8.) bit is set.

Software may examine FE bit after each reception to check for data errors. Once set, only software or a reset can clear FE bit. Subsequently received frames with valid stop bits cannot clear FE bit. When FE feature is enabled, RI rises on stop bit instead of the last data bit (See Figure 7. and Figure 8.).








Figure 8. UART Timings in Modes 2 and 3

6.4.2 Automatic Address Recognition

The automatic address recognition feature is enabled when the multiprocessor communication feature is enabled (SM2 bit in SCON register is set).

Implemented in hardware, automatic address recognition enhances the multiprocessor communication feature by allowing the serial port to examine the address of each incoming command frame. Only when the serial port recognizes its own address, the receiver sets RI bit in SCON register to generate an interrupt. This ensures that the CPU is not interrupted by command frames addressed to other devices.

If desired, you may enable the automatic address recognition feature in mode 1. In this configuration, the stop bit takes the place of the ninth data bit. Bit RI is set only when the received command frame address matches the device's address and is terminated by a valid stop bit.

To support automatic address recognition, a device is identified by a given address and a broadcast address.

NOTE: The multiprocessor communication and automatic address recognition features cannot be enabled in mode 0 (i.e. setting SM2 bit in SCON register in mode 0 has no effect).

6.4.3 Given Address

Each device has an individual address that is specified in SADDR register; the SADEN register is a mask byte that contains don't-care bits (defined by zeros) to form the device's given address. The don't-care bits provide the flexibility to address one or more slaves at a time. The following example illustrates how a given address is formed. To address a device by its individual address, the SADEN mask byte must be 1111 1111b. For example:

SADDR	0101 0110b
SADEN	<u>1111 1100b</u>
Given	0101 01XXb

The following is an example of how to use given addresses to address different slaves:

Slave A:	SADDR <u>SADEN</u> Given	1111 0001b <u>1111 1010b</u> 1111 0X0Xb
Slave B:	SADDR <u>SADEN</u> Given	1111 0011b <u>1111 1001b</u> 1111 0XX1b
Slave C:	SADDR <u>SADEN</u> Given	1111 0010b <u>1111 1101b</u> 1111 00X1b

The SADEN byte is selected so that each slave may be addressed separately.

For slave A, bit 0 (the LSB) is a don't-care bit; for slaves B and C, bit 0 is a 1. To communicate with slave A only, the master must send an address where bit 0 is clear (e.g. 1111 0000b).

For slave A, bit 1 is a 1; for slaves B and C, bit 1 is a don't care bit. To communicate with slaves B and C, but not slave A, the master must send an address with bits 0 and 1 both set (e.g. 1111 0011b).

To communicate with slaves A, B and C, the master must send an address with bit 0 set, bit 1 clear, and bit 2 clear (e.g. 1111 0001b).

6.4.4 Broadcast Address

A broadcast address is formed from the logical OR of the SADDR and SADEN registers with zeros defined as don't-care bits, e.g.:

, 6	
SADDR	0101 0110b
SADEN	1111 1100b
Broadcast =SADDR OR SADEN	1111 111Xb

The use of don't-care bits provides flexibility in defining the broadcast address, however in most applications, a broadcast address is FFh. The following is an example of using broadcast addresses:

Slave A:	SADDR <u>SADEN</u> Broadcast	1111 0001b <u>1111 1010b</u> 1111 1X11b,
Slave B:	SADDR <u>SADEN</u> Broadcast	1111 0011b <u>1111 1001b</u> 1111 1X11B,
Slave C:	SADDR= <u>SADEN</u> Broadcast	1111 0010b <u>1111 1101b</u> 1111 1111b

For slaves A and B, bit 2 is a don't care bit; for slave C, bit 2 is set. To communicate with all of the slaves, the master must send an address FFh. To communicate with slaves A and B, but not slave C, the master can send and address FBh.

6.4.5 Reset Addresses

On reset, the SADDR and SADEN registers are initialized to 00h, i.e. the given and broadcast addresses are XXXX XXXb (all don't-care bits). This ensures that the serial port will reply to any address, and so, that it is backwards compatible with the 80C51 microcontrollers that do not support automatic address recognition.

SADEN - Slave Address Mask Register (B9h)

7	6	5	4	3	2	1	0
Reset Value =							

Not bit addressable

SADDR - Slave Address Register (A9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b Not bit addressable

TEMIC

Table 8. SCON Register

SCON - Serial Control Register (98h)

7	6	5		4	3	2	1	0		
FE/SM0	SM1	SM	2	REN	TB8	RB8	TI	RI		
Bit Number	Bit Mnemonic		·		Descrip	tion	•			
7	FE	Set by har	eset the error rdware when	or state, not cle n an invalid sto	eared by a valid sto op bit is detected. ss to the FE bit	p bit.				
	SM0		SM1 for seri	al port mode s red to enable a	selection. access to the SM0	bit				
		Serial port M <u>SM1</u>	lode bit 1 <u>SM0</u>	_Mode	Descriptio	on Baud Rat	e			
6	SM1	0 0 1 1	0 1 0 1	0 1 2 3	Shift Reg 8-bit UAI 9-bit UAI 9-bit UAI	RT Variable RT F _{XTAL} /	e 54 or F _{XTAL} /32			
5	SM2	Clear to d Set to ena	lisable multi	iprocessor com	cessor Communic nmunication featur unication feature in	e.	d eventually mode	1. This bit should		
4	REN		able bit lisable serial ble serial re							
3	TB8	Clear to the	ransmit a lo	gic 0 in the 9th		13.				
2	RB8	Cleared b Set by har	Set to transmit a logic 1 in the 9th bit. ceiver Bit 8 / Ninth bit received in modes 2 and 3 Cleared by hardware if 9th bit received is a logic 0. Set by hardware if 9th bit received is a logic 1. In mode 1, if SM2 = 0, RB8 is the received stop bit. In mode 0 RB8 is not used.							
1	TI		cknowledge		h bit time in mode	0 or at the begin	ning of the stop bit	in the other		
0	RI		cknowledge		h bit time in mode	0, see Figure 7.	and Figure 8. in th	e other modes.		

Reset Value = 0000 0000b Bit addressable



Table 9. PCON Register

PCON - Power Control Register (87h)

7	6	5	5 4 3 2 1 0									
SMOD1	SMOD	-	POF	GF1	GF0	PD	IDL					
Bit Number	Bit Mnemonic		Description									
7	SMOD1	Serial port Mode bi Set to select do	t 1 uble baud rate in m	node 1, 2 or 3.								
6	SMOD0		t 0 M0 bit in SCON re E bit in SCON reg									
5	-	Reserved The value read f	rom this bit is inde	eterminate. Do not	set this bit.							
4	POF		ze next reset type. when VCC rises f	rom 0 to its nomin	al voltage. Can also	be set by softwar	e.					
3	GF1		ag for general purpos eneral purpose usa									
2	GF0	Cleared by user	Seneral purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.									
1	PD	Cleared by hard	Power-Down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.									
0	IDL	Idle mode bit Clear by hardwa Set to enter idle	Idle mode bit Clear by hardware when interrupt or reset occurs. Set to enter idle mode.									

Reset Value = 00X1 0000b Not bit addressable

Power-off flag reset value will be 1 only after a power on (cold reset). A warm reset doesn't affect the value of this bit.

6.5 Interrupt System

The TS80C52X2 has a total of 6 interrupt vectors: two external interrupts ($\overline{INT0}$ and $\overline{INT1}$), three timer interrupts (timers 0, 1 and 2) and the serial port interrupt. These interrupts are shown in Figure 9.




Figure 9. Interrupt Control System

Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the Interrupt Enable register (See Table 11.). This register also contains a global disable bit, which must be cleared to disable all interrupts at once.

Each interrupt source can also be individually programmed to one out of four priority levels by setting or clearing a bit in the Interrupt Priority register (See Table 12.) and in the Interrupt Priority High register (See Table 13.). shows the bit values and priority levels associated with each combination.

Table 10. Priority Level Bit Values

IPH.x	IP.x	Interrupt Level Priority
0	0	0 (Lowest)
0	1	1
1	0	2
1	1	3 (Highest)

A low-priority interrupt can be interrupted by a high priority interrupt, but not by another low-priority interrupt. A high-priority interrupt can't be interrupted by any other interrupt source.

If two interrupt requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence.

Table 11. IE Register

IE - Interrupt Enable Register (A8h)

7	6	5	4	3	2	1	0
EA	-	ET2	ES	ET1	EX1	ЕТО	EX0

Bit Number	Bit Mnemonic	Description
7	EA	Enable All interrupt bit Clear to disable all interrupts. Set to enable all interrupts. If EA=1, each interrupt source is individually enabled or disabled by setting or clearing its own interrupt enable bit.
6	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
5	ET2	Timer 2 overflow interrupt Enable bit Clear to disable timer 2 overflow interrupt. Set to enable timer 2 overflow interrupt.
4	ES	Serial port Enable bit Clear to disable serial port interrupt. Set to enable serial port interrupt.
3	ET1	Timer 1 overflow interrupt Enable bit Clear to disable timer 1 overflow interrupt. Set to enable timer 1 overflow interrupt.
2	EX1	External interrupt 1 Enable bit Clear to disable external interrupt 1. Set to enable external interrupt 1.
1	ET0	Timer 0 overflow interrupt Enable bit Clear to disable timer 0 overflow interrupt. Set to enable timer 0 overflow interrupt.
0	EX0	External interrupt 0 Enable bit Clear to disable external interrupt 0. Set to enable external interrupt 0.

Reset Value = 0X00 0000b Bit addressable

0 PX0

			Table 12.	IP Register		
IP - Interrup	t Priority Reg	ister (B8h)				
7	6	5	4	3	2	1
-	-	PT2	PS	PT1	PX1	РТО
Bit Number	Bit Mnemonic			Descrip	tion	

7	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
6	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
5	PT2	Timer 2 overflow interrupt Priority bit Refer to PT2H for priority level.
4	PS	Serial port Priority bit Refer to PSH for priority level.
3	PT1	Timer 1 overflow interrupt Priority bit Refer to PT1H for priority level.
2	PX1	External interrupt 1 Priority bit Refer to PX1H for priority level.
1	PT0	Timer 0 overflow interrupt Priority bit Refer to PT0H for priority level.
0	PX0	External interrupt 0 Priority bit Refer to PX0H for priority level.

Reset Value = XX00 0000b Bit addressable



Table 13. IPH Register

IPH - Interrupt Priority High Register (B7h)

7	6	5	4	3	2	1	0					
-	-	РТ2Н	PSH	PT1H	PX1H	РТОН	РХОН					
Bit Number	Bit Mnemonic			Descrip	tion							
7	-	Reserved The value read f	eserved The value read from this bit is indeterminate. Do not set this bit.									
6	-	Reserved The value read f	rom this bit is ind	eterminate. Do not s	set this bit.							
5	РТ2Н	Timer 2 overflow in <u>PT2H</u> 0 1 1	terrupt Priority <u>PT2</u> 0 1 0 1	High bit <u>Priority Level</u> Lowest Highest								
4	PSH	Serial port Priority <u>PSH</u> 0 1 1 1	High bit <u>PS</u> 0 1 0 1	<u>Priority Level</u> Lowest Highest								
3	PT1H	Timer 1 overflow in <u>PT1H</u> 0 1 1	terrupt Priority <u>PT1</u> 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	High bit <u>Priority Level</u> Lowest Highest								
2	PX1H	External interrupt 1 <u>PX1H</u> 0 0 1 1 1	L Priority High b <u>PX1</u> 0 1 0 1 1	it Priority Level Lowest Highest								
1	ртон	Timer 0 overflow in <u>PT0H</u> 0 1 1	terrupt Priority <u>PTO</u> 0 1 0 1 1	High bit Priority Level Lowest Highest								
0	РХОН	External interrupt (<u>PX0H</u> 0 1 1) Priority High b <u>PX0</u> 0 1 0 1	it <u>Priority Level</u> Lowest Highest								

Reset Value = XX00 0000b Not bit addressable

6.6 Idle mode

An instruction that sets PCON.0 causes that to be the last instruction executed before going into the Idle mode. In the Idle mode, the internal clock signal is gated off to the CPU, but not to the interrupt, Timer, and Serial Port functions. The CPU status is preserved in its entirely : the Stack Pointer, Program Counter, Program Status Word, Accumulator and all other registers maintain their data during Idle. The port pins hold the logical states they had at the time Idle was activated. ALE and PSEN hold at logic high levels.

There are two ways to terminate the Idle. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating the Idle mode. The interrupt will be serviced, and following RETI the next instruction to be executed will be the one following the instruction that put the device into idle.

The flag bits GF0 and GF1 can be used to give and indication if an interrupt occured during normal operation or during and Idle. For example, an instruction that activates Idle can also set one or both flag bits. When Idle is terminated by an interrupt, the interrupt service routine can examine the flag bits.

The over way of terminating the Idle mode is with a hardware reset. Since the clock oscillator is still running, the hardware reset needs to be held active for only two machine cycles (24 oscillator periods) to complete the reset.

6.7 Power-Down Mode

To save maximum power, a power-down mode can be invoked by software (Refer to Table 9., PCON register).

In power-down mode, the oscillator is stopped and the instruction that invoked power-down mode is the last instruction executed. The internal RAM and SFRs retain their value until the power-down mode is terminated. V_{CC} can be lowered to save further power. Either a hardware reset or an external interrupt can cause an exit from power-down. To properly terminate power-down, the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize.

Only external interrupts $\overline{INT0}$ and $\overline{INT1}$ are useful to exit from power-down. For that, interrupt must be enabled and configured as level or edge sensitive interrupt input.

Holding the pin low restarts the oscillator but bringing the pin high completes the exit as detailed in Figure 10. When both interrupts are enabled, the oscillator restarts as soon as one of the two inputs is held low and power down exit will be completed when the first input will be released. In this case the higher priority interrupt service routine is executed.

Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put TS80C52X2 into power-down mode.




Figure 10. Power-Down Exit Waveform

Exit from power-down by reset redefines all the SFRs, exit from power-down by external interrupt does no affect the SFRs.

Exit from power-down by either reset or external interrupt does not affect the internal RAM content. NOTE: If idle mode is activated with power-down mode (IDL and PD bits set), the exit sequence is unchanged, when execution is vectored to interrupt, PD and IDL bits are cleared and idle mode is not entered.

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Port Data*	Port Data	Port Data	Port Data
Idle	External	1	1	Floating	Port Data	Address	Port Data
Power Down	Internal	0	0	Port Data*	Port Data	Port Data	Port Data
Power Down	External	0	0	Floating	Port Data	Port Data	Port Data

Table 14. The state of ports during idle and power-down modes

* Port 0 can force a "zero" level. A "one" will leave port floating.

6.8 ONCE Mode (ON Chip Emulation)

The ONCE mode facilitates testing and debugging of systems using TS80C52X2 without removing the circuit from the board. The ONCE mode is invoked by driving certain pins of the TS80C52X2; the following sequence must be exercised:

- Pull ALE low while the device is in reset (RST high) and $\overline{\text{PSEN}}$ is high.
- Hold ALE low as RST is deactivated.

While the TS80C52X2 is in ONCE mode, an emulator or test CPU can be used to drive the circuit Table 26. shows the status of the port pins during ONCE mode.

Normal operation is restored when normal reset is applied.

Table 15. External Pin Status during ONCE Mode

ALE	PSEN	Port 0	Port 1	Port 2	Port 3	XTAL1/2
Weak pull-up	Weak pull-up	Float	Weak pull-up	Weak pull-up	Weak pull-up	Active

6.9 Power-Off Flag

The power-off flag allows the user to distinguish between a "cold start" reset and a "warm start" reset.

A cold start reset is the one induced by V_{CC} switch-on. A warm start reset occurs while V_{CC} is still applied to the device and could be generated for example by an exit from power-down.

The power-off flag (POF) is located in PCON register (See Table 16.). POF is set by hardware when V_{CC} rises from 0 to its nominal voltage. The POF can be set or cleared by software allowing the user to determine the type of reset.

Table 16. PCON Register

PCON - Power Control Register (87h)

7	6	5	4	3	2	1	0					
SMOD1	SMOD) -	- POF GF1 GF0 PD									
Bit Number	Bit Mnemonic		Description									
7	SMOD1		Set to select double baud rate in mode 1, 2 or 3.									
6	SMOD0	Clear to select S	erial port Mode bit 0 Clear to select SM0 bit in SCON register. Set to to select FE bit in SCON register.									
5	-	Reserved The value read f	Reserved The value read from this bit is indeterminate. Do not set this bit.									
4	POF		Power-Off Flag Clear to recognize next reset type. Set by hardware when V _{CC} rises from 0 to its nominal voltage. Can also be set by software.									
3	GF1	Cleared by user	General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.									
2	GF0	Cleared by user	General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.									
1	PD	Cleared by hardy	Power-Down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.									
0	IDL	Idle mode bit Clear by hardwa Set to enter idle	re when interrupt om ode.	or reset occurs.								

Reset Value = 00X1 0000b Not bit addressable

6.10 Reduced EMI Mode

The ALE signal is used to demultiplex address and data buses on port 0 when used with external program or data memory. Nevertheless, during internal code execution, ALE signal is still generated. In order to reduce EMI, ALE signal can be disabled by setting AO bit.

The AO bit is located in AUXR register at bit location 0. As soon as AO is set, ALE is no longer output but remains active during MOVX and MOVC instructions and external fetches. During ALE disabling, ALE pin is weakly pulled high.

Table 17. AUXR Register

AUXR - Auxiliary Register (8Eh)

7	6	5	1	0								
-	-	-	EXTRAM									
Bit Number	Bit Mnemonic		Description									
7	-	Reserved The value read t	eserved The value read from this bit is indeterminate. Do not set this bit.									
6	-	Reserved The value read t	Reserved The value read from this bit is indeterminate. Do not set this bit.									
5	-	Reserved The value read t	Reserved The value read from this bit is indeterminate. Do not set this bit.									
4	-	Reserved The value read t	Reserved The value read from this bit is indeterminate. Do not set this bit.									
3	-	Reserved The value read t	Reserved The value read from this bit is indeterminate. Do not set this bit.									
2	-	Reserved The value read t	Reserved The value read from this bit is indeterminate. Do not set this bit.									
1	EXTRAM	EXTRAM bit See Table 7.										
0	AO		ALE operation dur LE operation durin		s.							

Reset Value = XXXX XX00b Not bit addressable

7. TS80C52X2

7.1 ROM Structure

The TS80C52X2 devices are divided in three different arrays:

•	the code array:
•	the encryption array:
•	the signature array:

7.2 ROM Lock System

The program Lock system, when programmed, protects the on-chip program against software piracy.

7.2.1 Encryption Array

Within the ROM array are 64 bytes of encryption array that are initially unprogrammed (all FF's). Every time a byte is addressed during program verify, 6 address lines are used to select a byte of the encryption array. This byte is then exclusive-NOR'ed (XNOR) with the code byte, creating an encrypted verify byte. The algorithm, with the encryption array in the unprogrammed state, will return the code in its original, unmodified form.

When using the encryption array, one important factor needs to be considered. If a byte has the value FFh, verifying the byte will produce the encryption byte value. If a large block (>64 bytes) of code is left unprogrammed, a verification routine will display the content of the encryption array. For this reason all the unused code bytes should be programmed with random values. This will ensure program protection.

7.2.2 Program Lock Bits

The lock bits when programmed according to Table 18. will provide different level of protection for the on-chip code and data.

Program Lock Bits				Protection description
Security level	LB1	LB2	LB3	
1	U	U	U	No program lock features enabled. Code verify will still be encrypted by the encryption array if programmed. MOVC instruction executed from external program memory returns non encrypted data.
2	Р	U	U	MOVC instruction executed from external program memory are disabled from fetching code bytes from internal memory, \overline{EA} is sampled and latched on reset.

Table 18. Program Lock bits	Table	18.	Program	Lock	bits
-----------------------------	-------	-----	---------	------	------

U: unprogrammed

P: programmed

7.2.3 Signature bytes

The TS80C52X2 contains 4 factory programmed signatures bytes. To read these bytes, perform the process described in section 9.

8. TS87C52X2

8.1 EPROM Structure

The TS87C52X2 is divided in two different arrays:

• the code array:	3 Kbytes.
• the encryption array:	64 bytes.
In addition a third non programmable array is implemented:	
• the signature array:	4 bytes.

8.2 EPROM Lock System

The program Lock system, when programmed, protects the on-chip program against software piracy.

8.2.1 Encryption Array

Within the EPROM array are 64 bytes of encryption array that are initially unprogrammed (all FF's). Every time a byte is addressed during program verify, 6 address lines are used to select a byte of the encryption array. This byte is then exclusive-NOR'ed (XNOR) with the code byte, creating an encrypted verify byte. The algorithm, with the encryption array in the unprogrammed state, will return the code in its original, unmodified form.

When using the encryption array, one important factor needs to be considered. If a byte has the value FFh, verifying the byte will produce the encryption byte value. If a large block (>64 bytes) of code is left unprogrammed, a verification routine will display the content of the encryption array. For this reason all the unused code bytes should be programmed with random values. This will ensure program protection.

8.2.2 Program Lock Bits

The three lock bits, when programmed according to Table 19., will provide different level of protection for the on-chip code and data.

Program Lock Bits				Protection description
Security level	LB1	LB2	LB3	
1	U	U	U	No program lock features enabled. Code verify will still be encrypted by the encryption array if programmed. MOVC instruction executed from external program memory returns non encrypted data.
2	Р	U	U	MOVC instruction executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on reset, and further programming of the EPROM is disabled.
3	U	Р	U	Same as 2, also verify is disabled.
4	U	U	Р	Same as 3, also external execution is disabled.

 Table 19. Program Lock bits

U: unprogrammed,

P: programmed

WARNING: Security level 2 and 3 should only be programmed after EPROM and Core verification.

8.2.3 Signature bytes

The TS80/87C52X2 contains 4 factory programmed signatures bytes. To read these bytes, perform the process described in section 9.

8.3 EPROM Programming

8.3.1 Set-up modes

In order to program and verify the EPROM or to read the signature bytes, the TS87C52X2 is placed in specific set-up modes (See Figure 11.).

Control and program signals must be held at the levels indicated in Table 33.

8.3.2 Definition of terms

Address Lines: P1.0-P1.7, P2.0-P2.4, P3.4, P3.5 respectively for A0-A12


Data Lines:P0.0-P0.7 for D0-D7

Control Signals:RST, PSEN, P2.6, P2.7, P3.3, P3.6, P3.7.

Program Signals: ALE/PROG, EA/VPP.

Table 20. EPROM Set-Up Modes

Mode	RST	PSEN	ALE/ PROG	EA/ VPP	P2.6	P2.7	P3.3	P3.6	P3.7
Program Code data	1	0	Ъ	12.75V	0	1	1	1	1
Verify Code data	1	0	1	1	0		0	1	1
Program Encryption Array Address 0-3Fh	1	0	Г	12.75V	0	1	1	0	1
Read Signature Bytes	1	0	1	1	0		0	0	0
Program Lock bit 1	1	0	Г	12.75V	1	1	1	1	1
Program Lock bit 2	1	0	Г	12.75V	1	1	1	0	0
Program Lock bit 3	1	0	ப	12.75V	1	0	1	1	0



* See Table 31. for proper value on these inputs

Figure 11. Set-Up Modes Configuration

8.3.3 Programming Algorithm

The Improved Quick Pulse algorithm is based on the Quick Pulse algorithm and decreases the number of pulses applied during byte programming from 25 to 1.

To program the TS87C52X2 the following sequence must be exercised:

- Step 1: Activate the combination of control signals.
- Step 2: Input the valid address on the address lines.
- Step 3: Input the appropriate data on the data lines.
- Step 4: Raise \overline{EA} /VPP from VCC to VPP (typical 12.75V).
- Step 5: Pulse ALE/PROG once.
- Step 6: Lower \overline{EA}/VPP from VPP to VCC

Repeat step 2 through 6 changing the address and data for the entire array or until the end of the object file is reached (See Figure 12.).

8.3.4 Verify algorithm

Code array verify must be done after each byte or block of bytes is programmed. In either case, a complete verify of the programmed array will ensure reliable programming of the TS87C52X2.

P 2.7 is used to enable data output.

To verify the TS87C52X2 code the following sequence must be exercised:

- Step 1: Activate the combination of program and control signals.
- Step 2: Input the valid address on the address lines.
- Step 3: Read data on the data lines.

Repeat step 2 through 3 changing the address for the entire array verification (See Figure 12.)

The encryption array cannot be directly verified. Verification of the encryption array is done by observing that the code array is well encrypted.




Figure 12. Programming and Verification Signal's Waveform

8.4 EPROM Erasure (Windowed Packages Only)

Erasing the EPROM erases the code array, the encryption array and the lock bits returning the parts to full functionality.

Erasure leaves all the EPROM cells in a 1's state (FF).

8.4.1 Erasure Characteristics

The recommended erasure procedure is exposure to ultraviolet light (at 2537 Å) to an integrated dose at least 15 W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000 μ W/cm² rating for 30 minutes, at a distance of about 25 mm, should be sufficient.

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelength shorter than approximately 4,000 Å. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room-level fluorescent lighting) could cause inadvertent erasure. If an application subjects the device to this type of exposure, it is suggested that an opaque label be placed over the window.

9. Signature Bytes

The TS80/87C52X2 has four signature bytes in location 30h, 31h, 60h and 61h. To read these bytes follow the procedure for EPROM verify but activate the control lines provided in Table 31. for Read Signature Bytes. Table 33. shows the content of the signature byte for the TS80/87C52X2.

Location	Contents	Comment
30h	58h	Manufacturer Code: TEMIC
31h	57h	Family Code: C51 X2
60h	2Dh	Product name: TS80C52X2
60h	ADh	Product name: TS87C52X2
60h	20h	Product name: TS80C32X2
61h	FFh	Product revision number

Table	21.	Signature	Bytes	Content
-------	-----	-----------	-------	---------

10. Electrical Characteristics

10.1 Absolute Maximum Ratings ⁽¹⁾ . .

Ambiant Temperature Under Bias:	
C = commercial	0°C to 70°C
I = industrial	-40°C to 85°C
Storage Temperature	$-65^{\circ}C$ to $+ 150^{\circ}C$
Voltage on V _{CC} to V _{SS}	-0.5 V to $+ 7$ V
Voltage on V _{PP} to V _{SS}	-0.5 V to + 13 V
Voltage on Any Pin to V _{SS}	-0.5 V to V_{CC} + 0.5 V
Power Dissipation	$1 W^{(2)}$

NOTES

1. Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

2. This value is based on the maximum allowable die temperature and the thermal resistance of the package.

10.2 DC Parameters for Standard Voltage

TA = 0°C to +70°C; V_{SS} = 0 V; V_{CC} = 5 V ± 10%; F = 0 to 40 MHz. TA = -40°C to +85°C; V_{SS} = 0 V; V_{CC} = 5 V ± 10%; F = 0 to 40 MHz.

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V _{IL}	Input Low Voltage	-0.5		0.2 V _{CC} - 0.1	V	
V _{IH}	Input High Voltage except XTAL1, RST	$0.2 V_{CC} + 0.9$		V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage, XTAL1, RST	0.7 V _{CC}		V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage, ports 1, 2, 3 ⁽⁶⁾			0.3 0.45 1.0	V V V	$I_{OL} = 100 \ \mu A^{(4)}$ $I_{OL} = 1.6 \ m A^{(4)}$ $I_{OL} = 3.5 \ m A^{(4)}$
V _{OL1}	Output Low Voltage, port 0, ALE, PSEN (6)			0.3 0.45 1.0	V V V	$I_{OL} = 200 \ \mu A^{(4)}$ $I_{OL} = 3.2 \ m A^{(4)}$ $I_{OL} = 7.0 \ m A^{(4)}$
V _{OH}	Output High Voltage, ports 1, 2, 3	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5			V V V	$I_{OH} = -10 \ \mu A$ $I_{OH} = -30 \ \mu A$ $I_{OH} = -60 \ \mu A$ $V_{CC} = 5 \ V \pm 10\%$
V _{OH1}	Output High Voltage, port 0, ALE, PSEN	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5			V V V	$I_{OH} = -200 \ \mu A$ $I_{OH} = -3.2 \ m A$ $I_{OH} = -7.0 \ m A$ $V_{CC} = 5 \ V \pm 10\%$
R _{RST}	RST Pulldown Resistor	50	90 ⁽⁵⁾	200	kΩ	
I _{IL}	Logical 0 Input Current ports 1, 2 and 3			-50	μΑ	Vin = 0.45 V
I _{LI}	Input Leakage Current			±10	μΑ	0.45 V < Vin < V _{CC}
I _{TL}	Logical 1 to 0 Transition Current, ports 1, 2, 3			-650	μΑ	Vin = 2.0 V
C _{IO}	Capacitance of I/O Buffer			10	pF	$Fc = 1 MHz$ $TA = 25^{\circ}C$
I _{PD}	Power Down Current		10 (5)	50	μΑ	$2.0 \text{ V} < \text{V}_{\text{CC}} < 5.5 \text{ V}^{(3)}$
I _{CC}	Power Supply Current ⁽⁷⁾ Freq = 1 MHz Icc op Icc idle Freq = 6 MHz Icc op Icc idle Freq ≥ 12 MHz Icc op = 1.25 Freq (MHz) + 5 mA		(5)	1.8 1 10 4	mA mA mA mA	$V_{CC} = 5.5 V^{(1)}$ $V_{CC} = 5.5 V^{(2)}$
	Icc idle = 0.36 Freq (MHz) + 2.7 mA		13@12 MHz 16@16MHz 5.5@12Mz 7@16 MHz		mA mA	

Table 22. DC Parameters in Standard Voltage

10.3 DC Parameters for Low Voltage

TA = 0°C to +70°C; $V_{SS} = 0$ V; $V_{CC} = 2.7$ V to 5.5 V ± 10%; F = 0 to 30 MHz. TA = -40°C to +85°C; $V_{SS} = 0$ V; $V_{CC} = 2.7$ V to 5.5 V ± 10%; F = 0 to 30 MHz.

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V _{IL}	Input Low Voltage	-0.5		0.2 V _{CC} - 0.1	V	
V _{IH}	Input High Voltage except XTAL1, RST	0.2 V _{CC} + 0.9		V _{CC} + 0.5	v	
V _{IH1}	Input High Voltage, XTAL1, RST	0.7 V _{CC}		V _{CC} + 0.5	v	
V _{OL}	Output Low Voltage, ports 1, 2, 3 ⁽⁶⁾			0.45	V	$I_{OL} = 0.8 \text{ mA}^{(4)}$
V _{OL1}	Output Low Voltage, port 0, ALE, PSEN (6)			0.45	v	$I_{OL} = 1.6 \text{ mA}^{(4)}$
V _{OH}	Output High Voltage, ports 1, 2, 3	0.9 V _{CC}			v	$I_{OH} = -10 \ \mu A$
V _{OH1}	Output High Voltage, port 0, ALE, PSEN	0.9 V _{CC}			v	$I_{OH} = -40 \ \mu A$
I _{IL}	Logical 0 Input Current ports 1, 2 and 3			-50	μΑ	Vin = 0.45 V
I _{LI}	Input Leakage Current			±10	μΑ	0.45 V < Vin < V _{CC}
I _{TL}	Logical 1 to 0 Transition Current, ports 1, 2, 3			-650	μΑ	Vin = 2.0 V
R _{RST}	RST Pulldown Resistor	50	90 ⁽⁵⁾	200	kΩ	
CIO	Capacitance of I/O Buffer			10	pF	$Fc = 1 MHz$ $TA = 25^{\circ}C$
I _{PD}	Power Down Current		TBD ⁽⁵⁾	TBD	μΑ	$V_{CC} = 2.0 \text{ V to } 5.5 \text{ V}^{(3)}$
I _{CC}	Power Supply Current ⁽⁷⁾ Active Mode 16MHz Idle Mode 16MHz		TBD ⁽⁵⁾ TBD ⁽⁵⁾	TBD TBD	mA mA	$V_{CC} = 3.3 V^{(1)}$ $V_{CC} = 3.3 V^{(2)}$

Table 23. DC Parameters for Low Voltage

NOTES

1. Operating I_{CC} is measured with all output pins disconnected; XTAL1 driven with T_{CLCH} , $T_{CHCL} = 5$ ns (see Figure 16.), $V_{IL} = V_{SS} + 0.5$ V, $V_{IH} = V_{CC} - 0.5$ V; XTAL2 N.C.; $\overline{EA} = RST = Port \ 0 = V_{CC}$. I_{CC} would be slightly higher if a crystal oscillator used..

2. Idle I_{CC} is measured with all output pins disconnected; XTAL1 driven with T_{CLCH} , $T_{CHCL} = 5$ ns, $V_{IL} = V_{SS} + 0.5$ V, $V_{IH} = V_{CC} - 0.5$ V; XTAL2 N.C; Port $0 = V_{CC}$; $\overline{EA} = RST = V_{SS}$ (see Figure 14.).

3. Power Down I_{CC} is measured with all output pins disconnected; $\overline{EA} = V_{SS}$, PORT $0 = V_{CC}$; XTAL2 NC.; RST = V_{SS} (see Figure 15.).


4. Capacitance loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the $V_{OL}s$ of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1 to 0 transitions during bus operation. In the worst cases (capacitive loading 100pF), the noise pulse on the ALE line may exceed 0.45V with maxi V_{OL} peak 0.6V. A Schmitt Trigger use is not necessary.

5. Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and 5V.

 Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: Maximum I_{OL} per port pin: 10 mA Maximum I_{OL} per 8-bit port: Port 0: 26 mA Ports 1, 2 and 3: 15 mA Maximum total I_{OL} for all output pins: 71 mA


If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

7. For other values, please contact your sales office.




All other pins are disconnected.





All other pins are disconnected.

Figure 14. I_{CC} Test Condition, Idle Mode



All other pins are disconnected.

Figure 15. I_{CC} Test Condition, Power-Down Mode




Figure 16. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes

10.4 AC Parameters

10.4.1 Explanation of the AC Symbols

Each timing symbol has 5 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

Example: T_{AVLL} = Time for Address Valid to ALE Low. T_{LLPL} = Time for ALE Low to PSEN Low.

TA = 0 to +70°C; $V_{SS} = 0$ V; $V_{CC} = 5$ V ± 10%; -M and -V ranges. TA = -40°C to +85°C; $V_{SS} = 0$ V; $V_{CC} = 5$ V ± 10%; -M and -V ranges. TA = 0 to +70°C; $V_{SS} = 0$ V; 2.7 V < $V_{CC} < 5.5$ V; -L range. TA = -40°C to +85°C; $V_{SS} = 0$ V; 2.7 V < $V_{CC} < 5.5$ V; -L range. (Load Capacitance for port 0, ALE and PSEN = 100 pF; Load Capacitance for all other outputs = 80 pF.)

Table 24., Table 27. and Table 30. give the description of each AC symbols.

Table 25., Table 28. and Table 31. give for each range the AC parameter.

Table 26., Table 29. and Table 32. give the frequency derating formula of the AC parameter. To calculate each AC symbols, take the x value corresponding to the speed grade you need (-M, -V or -L) and replace this value in the formula.

Example:

 $T_{\mbox{\scriptsize LLIV}}$ in X2 mode for a -V part at 25 MHz:

x= 22T= 40ns $T_{LLIV}= 2T - x = 2 x 40 - 22 = 58ns$

10.4.2 External Program Memory Characteristics

Table	24.	Symbol	Description
rabic	⊿− •	Symbol	Description

Symbol	Parameter
Т	Oscillator clock period
T _{LHLL}	ALE pulse width
T _{AVLL}	Address Valid to ALE
T _{LLAX}	Address Hold After ALE
T _{LLIV}	ALE to Valid Instruction In
T _{LLPL}	ALE to PSEN
T _{PLPH}	PSEN Pulse Width
T _{PLIV}	PSEN to Valid Instruction In
T _{PXIX}	Input Instruction Hold After PSEN
T _{PXIZ}	Input Instruction FloatAfter PSEN
T _{PXAV}	PSEN to Address Valid
T _{AVIV}	Address to Valid Instruction In
T _{PLAZ}	PSEN Low to Address Float

Table 25. AC Parameters for Fix Clock

Speed (see ordering)	-]	М	-	V	-L		Units
Symbol	Min	Max	Min	Max	Min	Max	
Т	25		17		50		ns
T _{LHLL}	40		25		60		ns
T _{AVLL}	10		7		20		ns
T _{LLAX}	10		7		20		ns
T _{LLIV}		70		45		125	ns
T _{LLPL}	10		7		20		ns
T _{PLPH}	60		45		105		ns
T _{PLIV}		25		25		60	ns
T _{PXIX}	0		0		0		ns
T _{PXIZ}		18		12		30	ns
T _{PXAV}	18		12		30		ns
T _{AVIV}		85		53		145	ns
T _{PLAZ}		10		10		10	ns

Symbol	Туре	Standard Clock	X2 Clock	-M	-V	-L	Units
T _{LHLL}	Min	2 T - x	T - x	10	8	40	ns
T _{AVLL}	Min	T - x	0.5 T - x	15	10	30	ns
T _{LLAX}	Min	T - x	0.5 T - x	15	10	30	ns
T _{LLIV}	Max	4 T - x	2 T - x	30	22	75	ns
T _{LLPL}	Min	T - x	0.5 T - x	15	10	30	ns
T _{PLPH}	Min	3 T - x	1.5 T - x	15	5	45	ns
T _{PLIV}	Max	3 T - x	1.5 T - x	50	25	90	ns
T _{PXIX}	Min	x	х	0	0	0	ns
T _{PXIZ}	Max	T - x	0.5 T - x	7	5	20	ns
T _{PXAV}	Min	T - x	0.5 T - x	7	5	20	ns
T _{AVIV}	Max	5 T - x	2.5 T - x	40	30	105	ns
T _{PLAZ}	Max	x	х	10	10	10	ns

Table 26. AC Parameters for a Variable Clock

10.4.3 External Program Memory Read Cycle




Figure 17. External Program Memory Read Cycle



10.4.4 External Data Memory Characteristics

Table 27. Symbol Description

Symbol	Parameter
T _{RLRH}	RD Pulse Width
T _{WLWH}	WR Pulse Width
T _{RLDV}	RD to Valid Data In
T _{RHDX}	Data Hold After RD
T _{RHDZ}	Data Float After RD
T _{LLDV}	ALE to Valid Data In
T _{AVDV}	Address to Valid Data In
T _{LLWL}	ALE to WR or RD
T _{AVWL}	Address to WR or RD
T _{QVWX}	Data Valid to WR Transition
T _{QVWH}	Data set-up to WR High
T _{WHQX}	Data Hold After WR
T _{RLAZ}	RD Low to Address Float
T _{WHLH}	RD or WR High to ALE high

Speed (see ordering)	-]	М	-	V	-L		Units
Symbol	Min	Max	Min	Max	Min	Max	
T _{RLRH}	105		85		200		ns
T _{WLWH}	105		90		200		ns
T _{RLDV}		100		60		155	ns
T _{RHDX}	0		0		0		ns
T _{RHDZ}		15		13		40	ns
T _{LLDV}		160		100		310	ns
T _{AVDV}		165		100		360	ns
T _{LLWL}	40	110	30	65	90	60	ns
T _{AVWL}	40		27		100		ns
T _{QVWX}	3		0		18		ns
T _{QVWH}	145		90		280		ns
T _{WHQX}	10		7		20		ns
T _{RLAZ}		0		0		0	ns
T _{WHLH}	5	45	5	29	20	80	ns

Table 28. AC Parameters for a Fix Clock

Symbol	Туре	Standard Clock	X2 Clock	-M	-V	-L	Units
T _{RLRH}	Min	6 T - x	3 T - x	45	15	100	ns
T _{WLWH}	Min	6 T - x	3 T - x	45	10	100	ns
T _{RLDV}	Max	5 T - x	2.5 T - x	25	23	95	ns
T _{RHDX}	Min	x	х	0	0	0	ns
T _{RHDZ}	Max	2 T - x	T - x	35	20	60	ns
T _{LLDV}	Max	8 T - x	4T -x	40	33	90	ns
T _{AVDV}	Max	9 T - x	4.5 T - x	60	50	90	ns
T _{LLWL}	Min	3 T - x	1.5 T - x	35	20	60	ns
T _{LLWL}	Max	3 T + x	1.5 T + x	35	15	60	ns
T _{AVWL}	Min	4 T - x	2 T - x	60	40	100	ns
T _{QVWX}	Min	T - x	0.5 T - x	22	17	32	ns
T _{QVWH}	Min	7 T - x	3.5 T - x	30	27	70	ns
T _{WHQX}	Min	T - x	0.5 T - x	15	10	30	ns
T _{RLAZ}	Max	x	x	0	0	0	ns
T _{WHLH}	Min	T - x	0.5 T - x	20	12	30	ns
T _{WHLH}	Max	T + x	0.5 T + x	20	12	30	ns

Table 29. AC Parameters for a Variable Clock	Table 29.	AC	Parameters	for	a	Variable	Clock
----------------------------------------------	-----------	----	-------------------	-----	---	----------	-------

10.4.5 External Data Memory Write Cycle




Figure 18. External Data Memory Write Cycle

Τεміс

Preliminary





10.4.6 External Data Memory Read Cycle




Figure 19. External Data Memory Read Cycle

10.4.7 Serial Port Timing - Shift Register Mode

Table 30. Symbol Description

Symbol	Parameter
T _{XLXL}	Serial port clock cycle time
T _{QVHX}	Output data set-up to clock rising edge
T _{XHQX}	Output data hold after clock rising edge
T _{XHDX}	Input data hold after clock rising edge
T _{XHDV}	Clock rising edge to input data valid

Table 31. AC Parameters for a Fix Clock

Speed (see ordering)	-1	М	-V		-L		Units
Symbol	Min	Max	Min	Max	Min	Max	
T _{XLXL}	300		200		600		ns
T _{QVHX}	200		117		367		ns
T _{XHQX}	20		13		50		ns
T _{XHDX}	0		0		0		ns
T _{XHDV}		200		117		367	ns

Symbol	Туре	Standard Clock	X2 Clock	-M	-V	-L	Units
T _{XLXL}	Min	12 T	6 T				ns
T _{QVHX}	Min	10 T - x	5 T - x	50	50	133	ns
T _{XHQX}	Min	2 T - x	T - x	30	20	50	ns
T _{XHDX}	Min	X	Х	0	0	0	ns
T _{XHDV}	Max	10 T - x	5 T- x	50	50	133	ns

Table 32. AC Parameters for a Variable Clock

10.4.8 Shift Register Timing Waveforms




Figure 20. Shift Register Timing Waveforms

10.4.9 EPROM Programming and Verification Characteristics

TA = 21°C to 27°C; $V_{SS} = 0V$; $V_{CC} = 5V \pm 10\%$.

Table 33	EPROM	Programming	Parameters
----------	--------------	-------------	------------

Parameter	Min	Max	Units
Programming Supply Voltage	12.5	13	V
Programming Supply Current		75	mA
Oscillator Frquency	4	6	MHz
Address Setup to PROG Low	48 T _{CLCL}		
Adress Hold after PROG	48 T _{CLCL}		
Data Setup to PROG Low	48 T _{CLCL}		
Data Hold after PROG	48 T _{CLCL}		
(Enable) High to V _{PP}	48 T _{CLCL}		
V _{PP} Setup to PROG Low	10		ms
V _{PP} Hold after PROG	10		ms
PROG Width	90	110	ms
Address to Valid Data		48 T _{CLCL}	
ENABLE Low to Data Valid		48 T _{CLCL}	
Data Float after ENABLE	0	48 T _{CLCL}	
	Programming Supply Voltage Programming Supply Current Oscillator Frquency Address Setup to PROG Low Adress Hold after PROG Data Setup to PROG Low Data Hold after PROG (Enable) High to V _{PP} V _{PP} Setup to PROG Low V _{PP} Hold after PROG PROG Width Address to Valid Data ENABLE Low to Data Valid	Programming Supply Voltage12.5Programming Supply Current12.5Oscillator Frquency4Address Setup to PROG Low48 T _{CLCL} Adress Hold after PROG48 T _{CLCL} Data Setup to PROG Low48 T _{CLCL} Data Setup to PROG Low48 T _{CLCL} Vara Hold after PROG48 T _{CLCL} (Enable) High to V _{PP} 48 T _{CLCL} V _{PP} Setup to PROG Low10V _{PP} Hold after PROG10PROG Width90Address to Valid Data10ENABLE Low to Data Valid10	Programming Supply Voltage12.513Programming Supply Current75Oscillator Frquency46Address Setup to PROG Low48 T _{CLCL} Adress Hold after PROG48 T _{CLCL} Data Setup to PROG Low48 T _{CLCL} Data Setup to PROG Low48 T _{CLCL} Data Hold after PROG48 T _{CLCL} Vpp Setup to PROG Low10Vpp Setup to PROG Low10Vpp Fold after PROG10PROG Width9011048 T _{CLCL} ENABLE Low to Data Valid48 T _{CLCL}

10.4.10 EPROM Programming and Verification Waveforms




Figure 21. EPROM Programming and Verification Waveforms

10.4.11 External Clock Drive Characteristics (XTAL1)

 Table 34. AC Parameters

Symbol	Parameter	Min	Max	Units
T _{CLCL}	Oscillator Period	25		ns
T _{CHCX}	High Time	5		ns
T _{CLCX}	Low Time	5		ns
T _{CLCH}	Rise Time		5	ns
T _{CHCL}	Fall Time		5	ns
T _{CHCX} /T _{CLCX}	Cyclic ratio in X2 mode	40	60	%

10.4.12 External Clock Drive Waveforms




Figure 22. External Clock Drive Waveforms

10.4.13 AC Testing Input/Output Waveforms






Figure 23. AC Testing Input/Output Waveforms

AC inputs during testing are driven at V_{CC} - 0.5 for a logic "1" and 0.45V for a logic "0". Timing measurement are made at V_{IH} min for a logic "1" and V_{IL} max for a logic "0".

10.4.14 Float Waveforms






Preliminary



For timing purposes as port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs. $I_{OL}/I_{OH} \ge \pm 20$ mA.

10.4.15 Clock Waveforms

Valid in normal clock mode. In X2 mode XTAL2 signal must be changed to XTAL2 divided by two.




This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component. Typically though ($T_A=25^{\circ}C$ fully loaded) RD and WR propagation delays are approximately 50ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.

Preliminary

TS80C52X2

11. Ordering Information



(*) Check with TEMIC Sales Office for availability

Table 35.	Maximum	Clock	Frequency
-----------	---------	-------	-----------

Code	-M	-V	-L	Unit
Standard Mode, oscillator frequency	40	40	30	MHz
Standard Mode, internal frequency	40	40	30	
X2 Mode, oscillator frequency	20	30	20	MHz
X2 Mode, internal equivalent frequency	40	60	40	